Related by context. All words. (Click for frequent words.) 55 OpenCL ™ 55 OpenCL 53 OpenKODE 53 DX9 graphics 52 KMIP 52 ZigBee specification 51 ATI Stream 51 MPC#e processor 51 Moblin v2 51 GPU PhysX 51 DX#.# 51 OpenGL ES API 51 AMD Fusion APUs 50 #.#ac 50 HTML5 specification 50 OpenMAX AL 50 SIMD instruction 50 WHQL certification 50 CMIS specification 50 xHCI 50 Cortex R4 processor 50 CMIS standard 49 OpenGL Shading Language 49 Torrenza 49 unified shader architecture 49 Unified Extensible Firmware Interface 49 DHWG 49 programmable shaders 49 #.#n spec 49 Cortex A8 processor 49 CgFX 49 IEEE #.#n standard 48 NVIDIA CUDA 48 xHCI specification 48 Compute Unified 48 Intel EM#T 48 vCloud API 48 Samsung OneNAND 48 MCP# chipset 48 PowerVR SGX graphics 48 EBL WG 48 GENIVI 48 IGP chipset 48 CUDA architecture 48 Havok FX 48 APOXI 47 GPGPU computing 47 mainline kernel 47 MPC#D processor 47 VIA K#M# 47 DisplayPort interface 47 #K CPS 47 DDR3L 47 Parallel Studio 47 AMBA protocol 47 ATI Stream SDK 47 manycore 47 i.MX# processor [002] 47 GigaChip Interface 47 IEEE #.# standard 47 iPDKs 47 Unstructured Information 47 PowerVR Insider 47 Java Specification Request 47 AM3 socket 47 Hybrid CrossFire 47 BPEL4People 47 MIPS architecture 47 socket AM2 47 Web3D Consortium 46 DisplayPort specification 46 Socket AM2 46 Efficient XML 46 AMD# processors 46 MOTOMAGX 46 PowerVR MBX 46 IEEE #.#m 46 Interoperability Principles 46 ISO IEC JTC1 46 Core Specification 46 PowerQUICC III 46 #i chipset 46 CryptoCell 46 Vojvodina statute 46 Qt framework 46 Cortex A# MPCore 46 OpenDFM 46 SiliconSmart ACE 46 CGL specification 46 multicore architectures 46 OpenGL API 46 Intel Itanium architecture 46 IPMI v#.# 46 IMT Advanced 46 Magma Talus IC 46 OpenAccess Coalition 46 mainline Linux kernel 46 AltiVec 46 ASSET ScanWorks 46 BCM# reference 46 Modular Server 45 gcc compiler 45 AGEIA PhysX SDK 45 OpenAjax Metadata 45 MicroBlaze processor 45 AMD# Longevity Program 45 raytracing 45 Cortex M1 45 QNX Neutrino RTOS 45 Intel QuickAssist 45 MPC# processor 45 #GX chipset 45 EM#T 45 Identity Governance 45 Virtutech Simics 45 GPGPU 45 PWRficient 45 AMDs 45 MIPS cores 45 TimeSys Linux 45 OCTEON processors 45 XDR memory 45 Message Passing 45 HKMG technology 45 ARM Cortex A# 45 Simics 45 Hybrid SLI 45 AGEIA PhysX 45 #nm GPUs 45 Multicore processors 45 WirelessHD specification 45 Architecture ESA 45 OpenGL ES 45 SPECviewperf 45 MPC#e 45 Qt4 45 heterogeneous multicore 45 B4 Flash 45 multicore CPUs 45 ES#.# 45 nForce #a 45 WS Notification 45 AMD Socket AM2 45 Transmeta Efficeon processor 45 ARM cores 45 multicore processor 45 CUDA ™ 45 FireStream 45 LGS 3D 45 hyperthreaded 44 Khronos APIs 44 IEEE P# 44 AMD GPUs 44 NVIDIA GPU 44 XenClient 44 pNFS 44 NVIDIA ION 44 IEEE #.#n Wi Fi 44 CUDA TM 44 SwiftShader 44 Cell Processor 44 EFI Extensible Firmware Interface 44 ARM# MPCore 44 Lynnfield processors 44 Moblin v#.# 44 iRise visualization 44 ATI CrossFireX 44 ATI GPUs 44 GeForce Boost 44 AMD Torrenza initiative 44 IEEE standardization 44 NVIDIA GT# 44 NVIDIA chipsets 44 OpenGL graphics 44 DirectX9 44 motherboard chipsets 44 CentraSite Community 44 Davidmann 44 NVIDIA CUDA architecture 44 NET runtime 44 compiler optimizations 44 ATI GPU 44 configurable processor 44 OpenAccess database 44 Prisoners Document 44 OpenPDK 44 #.#r [001] 44 EDA# vision 44 nForce2 44 OpenAjax Hub 44 Fortran compiler 44 PowerVR SGX 44 i.MX# processor [001] 44 2eSST 44 Cortex A9 processor 44 CFP MSA 44 Tensilica processors 44 innovative Buried Wordline 44 K2.net BlackPearl 44 Nvidia CUDA 44 Klocwork Insight 44 ISA#.#a standard 44 MIPS licensees 44 PowerPCs 44 SSE5 44 CUDA Toolkit 44 SSE3 44 Xeon Processors 44 VIA Nano processors 44 OMAP processor 44 CUDA 44 WiMedia MAC 44 SIMD instructions 44 Cortex A9 44 OptimoDE 44 WiGig Alliance 44 IJTAG 44 Intel Q# chipset 44 CinemaDNG 44 GDDR4 44 NVIDIA GPU computing 44 P# processor 43 CEVA TeakLite III 43 WS Addressing 43 W3C HTML 43 Autosar 43 MIPS processors 43 PathEngine SDK 43 SSE2 43 Cortex A# 43 FreeRTOS 43 DFI specification 43 IEEE P#.# 43 AMD Fusion APU 43 DDR PHY 43 MTConnect 43 J2EE specification 43 Cortex A5 processor 43 Scalable Link 43 DevRocket 43 PowerPC architecture 43 VarioTAP ® 43 ARM processor cores 43 OpenSplice DDS 43 LabVIEW graphical programming 43 optimisations 43 CSR Synergy 43 VMware VMsafe 43 ARM# [003] 43 AZTEQ 43 Open Specification Promise 43 StarCore DSP 43 Fermi GPU 43 Zroute 43 Embed X 43 CEO Moshe Gavrielov 43 NVIDIA PhysX technology 43 POWERVR 43 Multiprocessing 43 NISA Version 43 Reference Architecture 43 multithreaded applications 43 OpenCV 43 PowerVR 43 SSE4 43 USB Implementer Forum 43 WiMAX Ecosystem 43 Project Kensho 43 Lucid Hydra 43 SOAtest 43 WS CDL 43 ConvergenSC 43 Long Term HSPA Evolution 43 SystemC TLM 43 Requirements Document 43 LucidLogix 43 TCG Opal specification 43 #.#e standard 43 ARM processors 43 TPTP 43 Cadence Encounter digital 43 CUDA enabled 43 G# chipset 43 Nucleus OS 43 Altera FPGAs 43 ARM#EJ processor 43 WWiSE proposal 43 ARM Cortex A9 processor 43 OneDriver TM software 43 IOMMU 43 #nm Nehalem 43 IETF RFC 42 FineSim 42 Multithreaded 42 www.power.org 42 V5 PLM 42 OpenAjax 42 TI DaVinci 42 VLIW architecture 42 marchitecture 42 SiS# chipset 42 Sentaurus TCAD 42 Freescale i.MX# processor [001] 42 VMM methodology 42 pixel shaders 42 binary compatible 42 Multi threading 42 Tuxera exFAT 42 PHY specification 42 Marvell ARMADA 42 HyperMemory 42 QorIQ processors 42 UWB ultrawideband 42 Nvidia PhysX technology 42 A9 processor 42 Intel QuickPath Interconnect 42 Cadence Encounter Digital 42 DX# GPU 42 NVIDIA CUDA TM 42 x# architectures 42 SPEC CPU# 42 PowerPC processor 42 Marvell #W# 42 SIMD extensions 42 AMD ultrathin notebook 42 PXA3xx 42 Xen #.#.# 42 GF# Fermi 42 1GHz A4 42 Jazelle RCT 42 reconfigurable hardware 42 CUDA GPU 42 HD #M 42 CriticalBlue Prism 42 Omap 42 Blackfin processor 42 HomePlug Alliance 42 ComMAX 42 PackML 42 Promentum ATCA 42 #.#s mesh 42 UEFI specification 42 ATI Stream SDK v#.# 42 SiBEAM WirelessHD 42 geospatial interoperability 42 3Dlabs Wildcat Realizm 42 Core Duo chip 42 MPC#D 42 Torrenza initiative 42 SoC Designer 42 Xtensa processor 42 Tablet OS 42 AM3 CPUs 42 optimizing compiler 42 NVIDIA MCP# 42 Glaskowsky 42 HybridPower 42 Nehalem CPU 42 Mitrion Platform 42 Multiprocessor 42 RapidMind platform 42 O subsystem 42 Snapdragon platform 42 Intel Nehalem processors 42 OMAP4 42 Phenom II processors 42 SIP Servlet 42 Management Architecture UIMA 42 roadmap 42 QuickPath 42 3D graphics accelerators 42 John Beekley VP 42 Fermi architecture 41 nanoETXexpress 41 MergeCOM 3 41 Freescale QorIQ P# 41 GF# GPU 41 AR# chipset 41 Linux #.#.# 41 AVnu 41 Encounter RTL Compiler 41 Penryn processor 41 KVM virtualization 41 Sender ID specification 41 Scali MPI Connect 41 JESD# [002] 41 EEMBC benchmarks 41 quad GPU 41 FSMLabs RTLinux 41 Intel Xscale 41 fab lite strategy 41 .# micron 41 Hyper V virtualisation 41 Atom netbook 41 DDR3 memory controller 41 multicore 41 CMDBf 41 WS SecurityPolicy 41 OBSAI 41 RV# chip 41 declarative XML 41 MIPS# architecture 41 APS3 41 Calxeda 41 Mobility Radeon X# [001] 41 Very Large Scale 41 CableLabs OpenCable 41 eXtensible Access Method XAM 41 Cortex M3 core 41 MicroBlaze 41 Wireless MMX 41 NVIDIA Tesla GPU 41 GPU acceleration 41 ITRS roadmap 41 Efficeon TM# 41 Cortex processor 41 POWERVR graphics 41 iWARP 41 #Kc core 41 ARM7TDMI processor 41 TMS#DM# [002] 41 Freescale MPC# 41 Controller Continuum 41 multicore processing 41 Blackfin Processors 41 Tensilica Xtensa 41 PWRficient processor 41 Inc XLNX XLNX 41 OSS CAD 41 Labourey 41 Accelerated Computing 41 Chrome S# 41 PowerNow 41 Freescale i.MX 41 TeleWRITER 41 VIA Nano processor 41 Radeon GPUs 41 Illuminata analyst Gordon Haff 41 Virtage 41 Lamfalussy process 41 MBOA SIG 41 VSIA QIP Metric 41 Radeons 41 VeriSilicon ZSP 41 #nm Clarkdale 41 Intel Calpella 41 TestKompress 41 Interface SLI 41 SOFTWARE TOOLS 41 IEEE P# powerline 41 Operton 41 SAP NetWeaver CE 41 FedRAMP 41 Texas Instruments OMAP 41 VMware ESX 3i hypervisor 41 UHAPI 41 Tera Scale 41 Nvidia PhysX 41 SmartSpice 41 ARMv6 41 C#x DSPs [001] 41 OMAP#x processors 41 #bit processor 41 SOA enablement 41 ICASI 40 3Gb s SAS 40 reconfigurable computing 40 Open XML Translator 40 FB DIMM 40 ARC configurable processor 40 SiS#FX chipset 40 RapidIO interconnect 40 BPEL specification 40 ARM# cores 40 FDR InfiniBand 40 PathScale EKO Compiler Suite 40 FurMark 40 FB DIMMs 40 LiPS Forum 40 SPARC# 40 Interoperability Guidelines 40 Intel QuickAssist Technology 40 GF# chip 40 x# architecture 40 GeForce #GX# 40 DDR2 memory interface 40 Nvidia Fermi 40 NVIDIA Tesla GPUs 40 QuickCap NX 40 Aaeon 40 Mini ITX boards 40 ioSAN 40 RTLinux 40 aspects Yin Xunping 40 VoLGA Forum 40 Quadro GPUs 40 Intel Menlow 40 CoreMP7 40 #/#-bit [001] 40 unified shader 40 GPU accelerated 40 Amimon WHDI 40 coprocessing 40 Snapdragon chipsets 40 XDR2 40 ARM Cortex M0 40 discrete GPUs 40 Inc SNPS SNPS 40 OPENSTAR 40 Cortex A9 processors 40 FirePro V# 40 Interoperability Standards 40 PowerPC architectures 40 core Opteron processor 40 ThG diploma 40 ZigBee protocol 40 DFT MAX 40 programmable DSPs 40 Phenom II processor 40 DDR4 memory 40 CELL processor 40 Nvidia GPU 40 hardware acceleration 40 AMD #G 40 BroadLight GPON 40 OpenSolaris OS 40 HyperThreading 40 Calibre nmDRC 40 multivendor interoperability 40 Fusion APU 40 OpenSparc 40 Interface MPI 40 GT# GPU 40 ASPEED 40 IEEE #.#ba 40 IBM PowerPC processor 40 AMD Geode processors 40 3GPP LTE 40 SAFsolution 5 40 WS Context 40 AMD Bulldozer 40 multithreading 40 GPU computing 40 Nvidia GPUs 40 ColdFire processors 40 #bit processors 40 TI DRP 40 TMS#C#x + DSP 40 ETMemory 40 crossplatform 40 multicore architecture 40 multicore debugging 40 OSGi specification 40 NSTIC 40 JTIs 40 embedded SerDes 40 Tertiary Education Strategy 40 PhysX processor 40 NVIDIA nForce2 40 Unlock iPhone #/#g/#gs #.#.# 40 OMAP processors 40 unwired enterprise 40 FlashMate technology 40 Hong Kong Ministerial Declaration 40 PRISM GT 40 Intel Core Microarchitecture 40 Transitional Administrative Law 40 EDA# 40 IEEE P# Working 40 Intel ® 40 ARM7TDMI 40 Centrino chipset 40 Avecto Privilege Guard 40 Kathy Burlison director 40 DDR3 modules 40 IGP chipsets 40 IMS VCC 40 graphics subsystem 40 PlateSpin Orchestrate 40 PicoP display 40 NexusWare Core 40 ADI Blackfin 40 DDR3 memory modules 40 RISC architecture 40 SystemC modeling 40 Dunnington processor 40 Validated Configurations 39 structured Asic 39 V1 ColdFire 39 socket AM3 39 Tensilica customizable 39 SMASH CLP 39 Optimizations 39 #nm fab 39 GoldTime 39 UniFi UF# range 39 mini ITX boards 39 tru2way TM 39 Ageia PhysX 39 Intel IXP#XX 39 unbuffered DIMMs 39 notebook GPUs 39 TurboCache 39 HHDs 39 Via Nano 39 Tesla GPU 39 multiprocessing 39 IEEE #.#e standard 39 IEEE #.#s 39 MIPS PowerPC 39 quadcore 39 CPU architectures 39 AuthorScript CE 39 AMD Geode processor 39 Spansion EcoRAM 39 ZigBee compliant 39 Nterprise Linux Services 39 ITTIA DB SQL 39 Sync Framework 39 SPAUI 39 6MB L3 cache 39 Intel QuickData Technology 39 EWC specification 39 DSDP 39 metamodel 39 Cortex R4F processor 39 WirelessHART standard 39 #/#-bit [002] 39 CISC architecture 39 PressPass How 39 Quad Core processor 39 D#F 39 PCI Express specification 39 SanDisk P4 SSD 39 Tort Liability Law 39 Java bytecode 39 multiprocessor 39 eGain SelfService 39 NVIDIA ION platform 39 WL #W 39 Intel Pentium processors 39 Cortex M0 processor 39 VMsafe APIs 39 #nm fabrication 39 K8L 39 On2 VP7 39 Java Specification Request JSR 39 Unified Shader Architecture 39 GPUs 39 Intel Nehalem microarchitecture 39 Rational Unified 39 ECOsystem 39 Snapdragon chipset 39 GPU compute 39 XAM specification 39 AMD FireStream 39 datapaths 39 Intel Atom CPUs 39 hyper threading 39 Hardware Acceleration 39 bmcoforum 39 NVIDIA Ion platform 39 ADRES 39 multicore SoC 39 ARM Jazelle 39 Acceleration Platform 39 MathStar FPOA 39 DX# GPUs 39 Streaming SIMD Extensions 39 Sandybridge 39 DesignWare PHY IP 39 Nvidia Fermi architecture 39 #.#-# [018] 39 ColdFire architecture 39 Vertex Shader 39 Efficeon processor 39 dynaSight 39 draft Bali Roadmap 39 NVIDIA CUDA enabled 39 Nehalem processors 39 AVR microcontroller 39 SGX# graphics 39 xVM Ops Center 39 RISC processor 39 Phenom CPUs 39 Hyper threading 39 1xEV DV 39 Altix UV 39 VRaptor 39 IEEE P#.#ba 39 Core i7 CPUs 39 ARM MIPS 39 PowerPC #GX 39 visit www.cp ta.org 39 PhysX SDK 39 multicore processors 39 RTSJ 39 Lucid HYDRA 39 #/#G Ethernet 39 Treck TCP IP 39 Intensi fi 39 NI LabView 39 NVIDIA Fermi 39 Core2 39 AcuSolve 39 Amending Directive 39 algorithmic synthesis 39 CTO Pat Gelsinger 39 Java APIs 39 intelligently connects 38 Interoperability Framework 38 6WINDGate ™ 38 CloudForms 38 Efficeon 38 cryptographic accelerators 38 Hyperthreading 38 Encounter Conformal Constraint Designer 38 Moblin.org 38 Djibouti Agreement 38 NVIDIA GPUs 38 multithread 38 Anglican Covenant 38 FIPER 38 ARM# core [001] 38 Gobi# 38 LRDIMM 38 Crolles2 Alliance 38 Intel Montevina 38 IFX specification 38 embedded processor cores 38 Spectra CX 38 C#x + DSP 38 FreeBalance Accountability Suite 38 LSVX 38 FIPS validation 38 POWER5 processor 38 DDR3 RDIMM 38 Qt Jambi 38 ARMv7 38 Westmere architecture 38 TI OMAP#x processors 38 MSC# DSP 38 FlexRay controller 38 mmWave 38 Blackfin processors 38 FPGA Supercomputing 38 ZigBee IEEE #.#.# 38 GDDR2 38 IBM BladeCenter QS# 38 Rambus XDR memory 38 Ageia PhysX processor 38 SuiteTwo 38 RISC microprocessor 38 CA IAM r# 38 SoC architectures 38 Nehalem EX chips 38 GIGABYTE motherboards 38 XLP Processor 38 sHype 38 modularizing 38 WiMAX SoC 38 #nm 1Gb 38 CICS Transaction Server 38 Phoronix Test Suite 38 1Net framework 38 SATA #.#Gbps 38 Blueprint Requirements Center 38 Merom processor 38 convening constituent assembly 38 Uwais Report 38 Server Virtualisation 38 Intel Quad Core 38 quad core microprocessors 38 manycore processors 38 Java IDEs 38 UpZide 38 IEEE #.#ba standard 38 AMD Athlon# 38 AMD# processor 38 #nm nanometer 38 GridIron XLR8 38 ATI Nvidia 38 UXPi 38 Tolapai 38 Occam Process 38 quad core Opteron processor 38 pluggable module 38 product roadmaps 38 Multi Threading 38 Moblin Linux 38 NVIDIA SLI technology 38 Windows Embedded NavReady 38 Intel Itanium processors 38 ER# [002] 38 VoLGA 38 Symmetric Multi Processing 38 NetWeaver platform 38 geometry shaders 38 Accession Partnership 38 Core Microarchitecture 38 nVidia chipset 38 FCOE 38 MSC# [001] 38 BroadbandSuite 38 LTE SEG 38 ExpEther 38 VMware vCloud API 38 AJAR applications 38 memory addressability 38 fully synthesizable 38 CableLabs PacketCable 38 Actel FPGAs 38 DataRush 38 6Gbit s SAS 38 componentization 38 Parallelism 38 iMB 38 multi threaded applications 38 NGMN 38 Transmeta Crusoe 38 IF MAP 38 Silicon Realization 38 xTCA 38 AMD Phenom processor 38 Compulsory Purchase Act 38 SyncSort 38 TetraMAX ATPG 38 PAM RTM 38 RISDP 38 N DEx Appliance 38 CLRG 38 WIPO treaties 38 Optimized Computing 38 uniquely architected 38 Trillium Femtocell 38 AMD Torrenza 38 Ouagadougou Agreement 38 DDR NAND 38 NSDI 37 Intel Core2 Quad 37 Actel ProASIC3 37 serial EEPROM devices 37 VideoCore 37 iNEMI Roadmap 37 PCI Express PHY 37 Silicon Photonics 37 Acrosser 37 UltraSPARC T1 processor 37 multithreaded 37 QorIQ platforms 37 PowerQuicc 37 Bali Roadmap 37 VSIPL 37 SOA Blueprints 37 POWER5 + processor 37 Sitemap protocol 37 optimizations 37 Blackfin Processor 37 PROLITH 37 PureVideo HD technology 37 GDDR5 37 Altivec 37 SPEC benchmarks 37 webOS tablets 37 rearchitected 37 JVM Java 37 Draft Outcome Document 37 Cimetrix connectivity software 37 logical partitioning 37 GPU compute accelerators 37 BladeCenter QS# 37 MirrorBit Eclipse 37 IBM SPDE 37 UNMIS mandate 37 SJ Res 37 multi threading 37 BankFusion 37 TI C#x 37 fully buffered DIMMs 37 HiPath OpenScape 37 #D/#D graphics 37 Westmere processors 37 Taef Accord 37 FlashCORE III 37 Oracle Validated Configurations 37 MoReq2 37 Harpertown processors 37 Yogyakarta Principles 37 IntelIntel 37 productised 37 EyeQ TM 37 TSMC #nm process 37 #.#ae 37 Nehalem EP 37 Computer Implemented Inventions 37 microprocessor architectures 37 moviNAND memory 37 Freescale QorIQ platforms 37 IBM Power4 37 Aonix PERC 37 coherent HyperTransport 37 GDDR3 37 GPON SoC 37 XSPA 37 PROFline 37 ARM7 processor 37 CineFX 37 LiMo handsets 37 identity metasystem 37 chip multithreading 37 ARM#EJ S processor 37 Standards Incubator 37 Intel SpeedStep 37 #nm NAND flash 37 datacenter automation 37 GPU 37 AMD CPUs 37 CSX# [001] 37 OneNAND flash 37 Borderless Network 37 SSE4 instructions 37 Soapstone PNC 37 OESF 37 Ahtisaari Plan 37 NVIDIA Quadro GPUs 37 Integration VLSI 37 symmetric multiprocessing 37 document.getElementById root root 37 Asean Charter 37 Freescale i.MX# processor [002] 37 Fares Soeid 37 #.#.#/ZigBee 37 quad cores 37 CULA 37 Haila Wang 37 XDR DRAM 37 SiWare Memory 37 multithreaded processors 37 Marxism Leninism Mao Zedong 37 GPFS 37 Solumina 37 Virtuoso IC 37 neural prosthetic 37 compute continuum 37 OpenCable Platform 37 PathScale EKOPath Compiler Suite 37 FineSim Pro 37 EUVA 37 Intel LGA# [001] 37 e# cores 37 GMoU 37 multiple CPU cores 37 parallelization 37 UltraSPARC T2 37 Coekaerts 37 RTL Compiler 37 SRC #x#G 37 C#x [001] 36 CS MARS 36 Hybrid Hard Drives 36 fpgas 36 Creo Elements Pro 36 Good Neighborly Treaty 36 CMOS scaling 36 EcoRAM 36 SameSpots 36 MB#C# [001] 36 x# server virtualization 36 Telelogic Rhapsody 36 registered DIMMs 36 quad core CPU 36 Illumos 36 HDR rendering 36 MicroTCA specification 36 High Availability Clustering 36 multicores 36 symmetric multiprocessing SMP 36 Ultra wideband 36 FIELDVIEW 36 PSSC Labs 36 Redesign Panel 36 deep sub micron 36 Prosody X 36 productization 36 RISC processors 36 Nvidia #M 36 #nm LPe process 36 Stefan Andreasen 36 eX5 servers 36 chairman Humam Hammoudi 36 shader cores 36 Enea LINX 36 OpenGL rendering 36 Systinet Server 36 Sparc microprocessor 36 Application Integration Architecture 36 ConnX D2 DSP 36 WebSphere Process Server 36 chip multithreading CMT